

# **PIC16C65A**

## PIC16C65A Rev. A Silicon Errata Sheet

The PIC16C65A (Rev. A) parts you have received conform functionally to the Device Data Sheet (DS30234**D**), except for the anomalies described below.

All the problems listed here will be addressed in future revisions of the PIC16C65A silicon.

#### 1. Module: CCP (Compare Mode)

The Compare mode may not operate as expected when configuring the compare match to drive the I/O pin low (CCPxM<3:0> = 1001).

When the CCP module is changed to compare output low (CCPxM<3:0> = 1001) from any other non-compare CCP mode, the I/O pin will immediately be driven low, regardless of the state of the I/O data latch. The pin will remain low when the compare match occurs (see Table 1).

However, when the CCP module is changed to compare output high (CCPxM<3:0> = 1000) from any other CCP mode, the I/O pin will immediately be driven low, regardless of the state of the I/O data latch. The pin will be driven high when the compare match occurs.

TABLE 1: COMPARE OUTPUT LOW SWITCHING

| CCP Mode<br>CCPxM<3:0> = | I/O pin<br>State | Change CCP to CCPxM<3:0> = |      |  |  |
|--------------------------|------------------|----------------------------|------|--|--|
| COP XIVICS.0> =          | State            | 1001                       | 1000 |  |  |
| 0                        | Н                | L                          | L    |  |  |
| 0xxx                     | L                | L                          | L    |  |  |
| 1000                     | Н                | Н                          | _    |  |  |
| 1000                     | L                | L                          | _    |  |  |
| 1001                     | Н                | _                          | L    |  |  |
| 1001                     | L                | _                          | L    |  |  |
| 101x                     | Н                | L                          | L    |  |  |
| TOIX                     | L                | L                          | L    |  |  |
| 11xx                     | Н                | L                          | L    |  |  |
| IIXX                     | L                | L                          | L    |  |  |

#### Work around

To have the I/O pin high until the compare match low occurs, force a compare match high to get the I/O pin into the high state, then reconfigure the compare match to force the I/O low, when the compare condition occurs.

#### 2. Module: CCP (Compare Mode)

The special event trigger of the Compare mode may not occur if both of the following conditions exist:

 An instruction, one cycle (Tcy) prior to a Timer1/Compare register match has literal data equal to the address of a CCP register being used. Specific cases include:

| Unit | Register | Literal Data |  |  |
|------|----------|--------------|--|--|
|      | CCPR1L   | 15h          |  |  |
| CCP1 | CCPR1H   | 16h          |  |  |
|      | CCP1CON  | 17h          |  |  |

 An instruction in the same cycle as a Timer1/Compare register match has an MSb of '0'.

The interrupt for the compare event will still be generated, but no special event trigger will occur.

#### Work around

Use the Interrupt Service Routine instead of using the special event trigger to reset Timer1 (and start an A/D conversion, if applicable).

### 3. Module: SSP Module (I<sup>2</sup>C™ mode)

If the bus is active when the I<sup>2</sup>C mode is enabled, and the next 8 bits of data on the bus match the address of the device, then the SSP module will generate an Acknowledge pulse.


#### Work around

Before enabling the  $I^2C$  mode, ensure that the bus is not active.

#### 4. Module: SSP (SPI Mode)

When the SPI is using Timer2/2 as the clock source, a shorter than expected SCK pulse may occur on the first bit of the transmitted/received data (Figure 1).

# FIGURE 1: SCK PULSE VARIATION USING TIMER2/2



#### Work around

To avoid producing the short pulse, turn off Timer2 and clear the TMR2 register, load the SSPBUF with the data to transmit, and then turn Timer2 back on. Refer to Example 1 for sample code.

## EXAMPLE 1: AVOIDING THE INITIAL SHORT SCK PULSE

|      | BSF   | STATUS, RP0   | ;Bank 1           |
|------|-------|---------------|-------------------|
| LOOP | BTFSS | SSPSTAT, BF   | ;Data received?   |
|      |       |               | ;(Xmit complete?) |
|      | GOTO  | LOOP          | ;No               |
|      | BCF   | STATUS, RP0   | ;Bank 0           |
|      | MOVF  | SSPBUF, W     | ;W = SSPBUF       |
|      | MOVWF | RXDATA        | ;Save in user RAM |
|      | MOVF  | TXDATA, W     | ;W = TXDATA       |
|      | BCF   | T2CON, TMR2ON | ;Timer2 off       |
|      | CLR   | TMR2          | ;Clear Timer2     |
|      | MOVWF | SSPBUF        | ;Xmit New data    |
|      | BSF   | T2CON, TMR2ON | ;Timer2 on        |
|      |       |               |                   |

#### 5. Module: Timer0

The TMR0 register may increment when the WDT postscaler is switched to the Timer0 prescaler. If TMR0 = FFh, this will cause TMR0 to overflow (setting T0IF).

#### Work around

Follow the following sequence:

- a) Read the 8-bit TMR0 register into the W register
- b) Clear the TMR0 register
- c) Assign WDT postscaler to Timer0
- d) Write W register to TMR0

#### 6. Module: Timer1

The Timer1 value may unexpectedly increment if either the TMR1H, or the TMR1L register is written. If Timer1 is ON and then turned OFF, performing any write instruction with TMR1H as the destination, may cause TMR1L to increment.

# EXAMPLE 2: TMR1L INCREMENT (CASE 1)

```
BSF T1CON, TMR1ON
:
BCF T1CON, TMR1ON
MOVF TMR1H, 1

TMR1 value before MOVF instruction:
TMR1H:TMR1L = 3F:00

TMR1 value after MOVF instruction:
TMR1H:TMR1L = 3F:01
```

# EXAMPLE 3: TMR1L INCREMENT (CASE 2)

```
BSF T1CON, TMR1ON
:
BCF T1CON, TMR1ON
MOVF TMR1H, 1

TMR1 value before MOVF instruction:
TMR1H:TMR1L = FF:FF

TMR1 value after MOVF instruction:
TMR1H:TMR1L = FF:00
```

If Timer1 is ON and then turned OFF when TMR1H:TMR1L = xx:FF, performing any write instruction with TMR1L as the destination, may cause TMR1H to increment.

#### **EXAMPLE 4:** TMR1H INCREMENT

```
BSF T1CON, TMR1ON
BCF T1CON, TMR1ON
CLRF TMR1L

TMR1 value before CLRF instruction:
    TMR1H:TMR1L = FF:FF

TMR1 value after CLRF instruction:
    TMR1H:TMR1L = 00:00
(TMR1IF is not set.)
```

#### Work around

To preserve Timer1 register values:

- a) Read Timer1 register values into "shadow" registers.
- b) Perform any write instruction(s) on the shadow registers.
- c) Write the shadow register values back into the Timer1 registers.

### 7. Module: USART

When the USART (SCI) is configured in Asynchronous mode with the BRGH bit set, a high number of receive errors may be experienced. For asynchronous receive operations, it is recommended that the USART be configured with the BRGH bit cleared.

# Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS30234**D**), the following clarifications and corrections should be noted.

#### 1. Module: I/O Ports

The specification for the High Voltage Open Drain I/O (parameter D150, the RA4 pin) cannot be met without possible long term reliability issues on that I/O pin. If a high voltage drive is required, use an external transistor that can support the required voltage. The new value is shown in Table 1.

TABLE 1: DC SPECIFICATION CHANGES FROM DATA SHEET

| Param<br>No. | Sym. | Sym. Characteristic         |     | New Specification Characteristic |     | Data Sheet<br>Specification |     |    | Units |
|--------------|------|-----------------------------|-----|----------------------------------|-----|-----------------------------|-----|----|-------|
| 140.         | NO.  | Min                         | Тур | Max                              | Min | Тур                         | Max |    |       |
| D150         | Vod  | RA4 Open Drain High Voltage | _   | _                                | 10  | _                           | _   | 14 | V     |

# 2. Module: SSP (SPI Mode Timing Specifications)

The SPI interface timings (parameters 71, 71A, 72, 72A, 73, and 73A) have been modified. The new values are shown in Table 2.

TABLE 2: DC SPECIFICATION CHANGES FROM DATA SHEET

| Param<br>No. | Sym. | Characteri   | stic                       | New Specification   |     |     | Data Sheet<br>Specification |      |     | Units |
|--------------|------|--|----------------------------|---------------------|-----|-----|-----------------------------|------|-----|-------|
| 140.         | NO.  |  |                            | Min                 | Тур | Max | Min                         | Тур  | Max |       |
| 71           | TscH | SCK input high time (Slave mode)   | Continuous                 | 1.25 Tcy<br>+ 30 ns |     |     | TcY<br>+ 20 ns              | _    | _   | ns    |
| 71A          |      | (Slave filode)   | Single Byte <sup>(1)</sup> | 40                  | _   | _   | N.A.                        |      | ns  |       |
| 72           | TscL | SCK input low time   | Continuous                 | 1.25 Tcy<br>+ 30 ns |     |     | Tcy<br>+ 20 ns              | _    | _   | ns    |
| 72A          |      | (Slave mode)   | Single Byte <sup>(1)</sup> | 40                  | _   |     | N.A.                        |      | ns  |       |
| 73A          | Тв2в | Last clock edge of the Byte1 to 1st clock edge of the Byte2 <sup>(1)</sup> |                            | 1.5 Tcy<br>+ 40 ns  | _   | _   | 1                           | N.A. |     | ns    |

<sup>\*</sup> This parameter is characterized but not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

#### 3. Module: Timer1

The operation of Timer1 needs some clarification when the timer registers are written and the TMR1ON bit is set.

The internal clock signal, that is the input to the TMR1 prescaler, affects the incrementing of Timer1 (TMR1H:TMR1L registers and the Timer1 prescaler). When the Timer1 registers are NOT written, the Timer1 will increment on the rising edge of the TMR1 increment clock.


When the TMR1H and/or TMR1L registers are written while this clock is high, TMR1 will increment on the next rising edge of this clock.

When the TMR1H and/or TMR1L registers are written while this clock is low, TMR1 will not increment on the next rising edge of this clock, but must first have a falling clock and the rising clock for TMR1 to increment.

Figure 1 shows the two cases of writes to the TMR1H and/or TMR1L registers. Due to the VIH and VIL thresholds on the oscillator/clock pins, external Timer1 oscillator components, and external clock frequency, the Timer1 increment clock may not be of a 50% duty cycle.

The TMR1 increment clock is out of phase of the T1OSO/T1CKI pin by a small propagation delay.

### FIGURE 1: WRITES TO TIMER1 (EXTERNAL CLOCK/OSCILLATOR MODE)



#### 4. Module: RC Oscillator

The table for RC Oscillator Frequencies in the Device Characterization section of the Data Sheet is incorrect. The correct characterization information is shown in Table 3.

TABLE 3: RC OSCILLATOR FREQUENCIES CHARACTERIZATION CHANGES FROM DATA SHEET

| Сехт   | Deve  | Correct Charac | cterization Data | Current Data Sheet Values |             |  |
|--------|---|----------------|------------------|---------------------------|-------------|--|
| CEXI   | REXT  | Average        | % Variation      | Average                   | % Variation |  |
| 22 pF  | 5.1 K   | 3.55 MHz       | ± 9.63%          | 4.12 MHz                  | ± 1.4%      |  |
|        | 10 K  | 1.99 MHz       | ± 10.53%         | 2.35 MHz                  | ± 1.4%      |  |
|        | 100 K 221.9 kHz                                 |                | ± 12.10%         | 268 kHz                   | ± 1.1%      |  |
| 100 pF | 3.3 K   | 1.77 MHz       | ± 10.67%         | 1.80 MHz                  | ± 1.0%      |  |
|        | 5.1 K   | 1.22 MHz       | ± 10.41%         | 1.27 MHz                  | ± 1.0%      |  |
|        | 10 K  | 10 K 669.4 kHz |                  | 688 kHz                   | ± 1.2%      |  |
|        | 100 K   | 71.5 kHz       | ± 11.21%         | 77.2 kHz                  | ± 1.0%      |  |
| 330 pF | 3.3 K   | 625.1 kHz      | ± 10.68%         | 707 kHz                   | ± 1.4%      |  |
|        | 5.1 K 428.5 kHz  10 K 231.9 kHz  100 K 24.4 kHz |                | ± 10.96%         | 501 kHz                   | ± 1.2%      |  |
|        |   |                | ± 11.32%         | 269 kHz                   | ± 1.6%      |  |
|        |   |                | ± 12.93%         | 28.3 kHz                  | ± 1.1%      |  |

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is  $\pm 3$  standard deviation from the average value for VDD = 5V.

### 5. Module: Brown-Out Reset (BOR)

The levels specified for the BOR module thresholds (parameter D005) have changed. The new values are shown in Table 4.

TABLE 4: MINIMUM AND MAXIMUM BOR RESET VOLTAGES

| Param<br>No. | Sym. Characteristic |                         | New Specification |     |      | Data Sheet<br>Specification |     |      | Units |
|--------------|---------------------|-------------------------|-------------------|-----|------|-----------------------------|-----|------|-------|
| NO.          |                     | Min                     | Тур               | Max | Min  | Тур                         | Max |      |       |
| D005         | VBOR                | Brown-out Reset Voltage | 3.65              | _   | 4.35 | 3.70                        | _   | 4.30 | V     |

"All rights reserved. Copyright © 2001, Microchip Technology Incorporated, USA. Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights."

#### **Trademarks**

The Microchip name, logo, PIC, PICmicro, PICMASTER, PIC-START, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Total Endurance, ICSP, In-Circuit Serial Programming, Filter-Lab, MXDEV, microID, *Flex*ROM, *fuzzy*LAB, MPASM, MPLINK, MPLIB, PICDEM, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR, SelectMode and microPort are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



### WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

#### **Corporate Office**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

### Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Austin

Analog Product Sales 8303 MoPac Expressway North Suite A-201 Austin, TX 78759

Tel: 512-345-2030 Fax: 512-345-6085

#### **Boston**

2 Lan Drive, Suite 120 Westford, MA 01886

Tel: 978-692-3848 Fax: 978-692-3821

#### **Boston**

Analog Product Sales Unit A-8-1 Millbrook Tarry Condominium 97 Lowell Road Concord, MA 01742

Tel: 978-371-6400 Fax: 978-371-0050

#### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

#### **Dallas**

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924

#### Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

#### Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

#### **Mountain View**

Analog Product Sales 1300 Terra Bella Avenue Mountain View, CA 94043-1836 Tel: 650-968-9241 Fax: 650-967-1590

#### **New York**

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

#### **Toronto**

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

#### Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

#### China - Beijing

Microchip Technology Beijing Office New China Hong Kong Manhattan Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Shanghai

Microchip Technology Shanghai Office Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### Hong Kong

Microchip Asia Pacific RM 2101, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### ASIA/PACIFIC (continued)

#### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea

Tel: 82-2-554-7200 Fax: 82-2-558-5934

#### Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

#### Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

#### Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

#### France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany** Arizona Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

### Germany

Analog Product Sales Lochhamer Strasse 13 D-82152 Martinsried, Germany Tel: 49-89-895650-0 Fax: 49-89-895650-22

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

#### **United Kingdom**

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/30/01

All rights reserved. © 2001 Microchip Technology Incorporated. Printed in the USA. 2/01 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, except as maybe explicitly expressed herein, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.