Power MOSFET 30 V, 76 A, Single N-Channel, DPAK/IPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC-Q101 Qualified and PPAP Capable NVD4806N
- These Devices are Pb–Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC–DC Converters
- Low Side Switching

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Param	eter		Symbol	Value	Unit
Drain-to-Source Voltag	V _{DSS}	30	V		
Gate-to-Source Voltage	V_{GS}	±20	V		
Continuous Drain		$T_A = 25^{\circ}C$	I _D	15.6	Α
Current (R _{0JA}) (Note 1)		T _A = 85°C		12	
Power Dissipation $(R_{\theta JA})$ (Note 1)		$T_A = 25^{\circ}C$	P _D	2.65	W
Continuous Drain		$T_A = 25^{\circ}C$	Ι _D	11.3	А
Current (R _{0JA}) (Note 2)	Steady	$T_A = 85^{\circ}C$		8.8	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	$T_A = 25^{\circ}C$	PD	1.4	W
Continuous Drain		$T_C = 25^{\circ}C$	Ι _D	79	А
Current (R _{θJC}) (Note 1)		T _C = 85°C		61	
Power Dissipation $(R_{\theta JC})$ (Note 1)		$T_{C} = 25^{\circ}C$	P _D	68	W
Pulsed Drain Current	t _p =10μs	$T_A = 25^{\circ}C$	I _{DM}	150	А
Current Limited by Packa	age	$T_A = 25^{\circ}C$	I _{DmaxPkg}	45	Α
Operating Junction and S	T _J , T _{stg}	–55 to 175	°C		
Source Current (Body Di	I _S	50	А		
Drain to Source dV/dt	dV/dt	6.0	V/ns		
	E _{AS}	220	mJ		
Lead Temperature for So (1/8" from case for 10 s)	Idering Pu	poses	ΤL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.





ON Semiconductor®

www.onsemi.com

V _{(BR)DSS} R _{DS(on)} MAX		I _D MAX
30 V	6.0 mΩ @ 10 V	76 A
50 V	9.4 mΩ @ 4.5 V	107







a = FD-ITee Fackag

* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter pin), the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.2	°C/W
Junction-to-Tab (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	56.7	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	106.8	

1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.

2. Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Test Condition		Min	Тур	Max	Unit
V _{(BR)DSS}	V_{GS} = 0 V, I _D =	= 250 μA	30			V
V _{(BR)DSS} /T _J				27		mV/°C
I _{DSS}	$V_{GS} = 0 V,$ $T_{J} = 25^{\circ}C$			1	1.0	μA
	V _{DS} = 24 V	T _J = 125°C			10	1
I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
	-					-
V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.5		2.5	V
V _{GS(TH)} /T _J				6.0		mV/°C
R _{DS(on)}	V _{GS} = 10 to 11.5 V	I _D = 30 A		4.9	6.0	mΩ
		l _D = 15 A		4.8		1
	V _{GS} = 4.5 V I _D = 30 A			7.9	9.4	1
		l _D = 15 A		7.5		1
1	V _{DS} = 15 V, I _D = 15 A			14	1	S
	V _{(BR)DSS} V _{(BR)DSS} /TJ I _{DSS} I _{GSS} V _{GS(TH)} V _{GS(TH)} /TJ	$\begin{tabular}{ c c c c c } \hline V_{(BR)DSS} & V_{GS} = 0 \ V, \ I_D = \\ \hline V_{(BR)DSS}/T_J & & \\ \hline I_{DSS} & V_{GS} = 0 \ V, \\ \hline V_{DS} = 24 \ V & \\ \hline I_{GSS} & V_{DS} = 0 \ V, \ V_{GS} \\ \hline V_{GS(TH)} & V_{GS} = V_{DS}, \ I_D = \\ \hline V_{GS(TH)}/T_J & & \\ \hline R_{DS(on)} & V_{GS} = 10 \ to \ 11.5 \ V \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c c } \hline V_{(BR)DSS} & V_{GS} = 0 \ V, \ I_D = 250 \ \mu A \\ \hline V_{(BR)DSS}/T_J & & & \\ \hline I_{DSS} & V_{GS} = 0 \ V, & & \\ \hline T_J = 25^\circ C \\ \hline V_{DS} = 24 \ V & & \\ \hline T_J = 125^\circ C \\ \hline I_{GSS} & V_{DS} = 0 \ V, \ V_{GS} = \pm 20 \ V \\ \hline \hline V_{GS(TH)} & V_{GS} = V_{DS}, \ I_D = 250 \ \mu A \\ \hline V_{GS(TH)}/T_J & & \\ \hline R_{DS(on)} & V_{GS} = 10 \ to \ 11.5 \ V & & \\ \hline I_D = 30 \ A \\ \hline I_D = 30 \ A \\ \hline I_D = 30 \ A \\ \hline \end{array}$	$\begin{tabular}{ c c c c c } \hline V_{(BR)DSS} & V_{GS} = 0 \ V, \ I_D = 250 \ \mu A & 30 \\ \hline V_{(BR)DSS}/T_J & & & & \\ \hline I_{DSS} & V_{GS} = 0 \ V, & T_J = 25^\circ C & \\ \hline V_{DS} = 24 \ V & T_J = 125^\circ C & \\ \hline I_GSS & V_{DS} = 0 \ V, \ V_{GS} = \pm 20 \ V & & \\ \hline V_{GS(TH)} & V_{GS} = 0 \ V, \ V_{GS} = \pm 20 \ V & & \\ \hline V_{GS(TH)}/T_J & & & \\ \hline R_{DS(on)} & V_{GS} = 10 \ to \ 11.5 \ V_{GS} = 4.5 \ V & I_D = 30 \ A & \\ \hline I_D = 30 \ A & \\ \hline V_{GS} = 30 \ A & & \\ \hline \end{array}$	$\begin{tabular}{ c c c c c c c } \hline V_{(BR)DSS} & V_{GS} = 0 \ V, \ I_D = 250 \ \mu A & 30 & 27 & 0 & 27 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & $	$\begin{tabular}{ c c c c c c c c c c c } \hline V_{(BR)DSS} & V_{GS} = 0 \ V, \ I_D = 250 \ \mu A & 30 & 27 & 27 & 27 & 27 & 27 & 27 & 27 & 2$

Input Capacitance	C _{iss}		2142		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V	480		
Reverse Transfer Capacitance	C _{rss}		251		
Total Gate Charge	Q _{G(TOT)}		15	23	nC
Threshold Gate Charge	Q _{G(TH)}	V_{GS} = 4.5 V, V_{DS} = 15 V, I _D = 30 A	3.0		
Gate-to-Source Charge	Q _{GS}	I _D = 30 A	7.0		
Gate-to-Drain Charge	Q _{GD}		7.0		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 11.5 V, V _{DS} = 15 V, I _D = 30 A	37		nC

SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t _{d(on)}		13.9	ns
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V,	29.7	
Turn-Off Delay Time	t _{d(off)}	I_D = 15 A, R_G = 3.0 Ω	18.3	
Fall Time	t _f		7.8	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
WITCHING CHARACTERISTICS	(Note 4)						
Turn-On Delay Time	t _{d(on)}				8.5		ns
Rise Time	t _r	V _{GS} = 11.5 V, V	V _{DS} = 15 V,		23.8		
Turn-Off Delay Time	t _{d(off)}	I _D = 15 A, R	_G = 3.0 Ω		26		1
Fall Time	t _f				4.7		
DRAIN-SOURCE DIODE CHARA	CTERISTICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$		0.9	1.2	V
		I _S = 30 A	T _J = 125°C		0.8		
Reverse Recovery Time	t _{RR}				26		ns
Charge Time	ta	V _{GS} = 0 V, dls/dt= 100 A/μs, I _S = 30 A			13		
Discharge Time	tb				13		
Reverse Recovery Time	Q _{RR}				16		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S				2.49		nH
Drain Inductance DPAK	١n				0.0164		1


	-0			
Drain Inductance, DPAK	L _D		0.0164	
Drain Inductance, IPAK	L _D	$T_A = 25^{\circ}C$	1.88	
Gate Inductance	L _G		3.46	
Gate Resistance	R _G		1.0	Ω


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES










Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL PERFORMANCE CURVES





Figure 13. Avalanche Characteristics




ORDERING INFORMATION

Order Number	Package	Shipping [†]
NTD4806NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4806N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail
NVD4806NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4806NT4G-VF01	DPAK (Pb–Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA **ISSUE B**




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- PLANE H.

	INC	HES	MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	0.108 REF		REF
L2	0.020	BSC	0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

SOLDERING FOOTPRINT*

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


STYLE 2:




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

3.5 MM IPAK, STRAIGHT LEAD CASE 369AD **ISSUE B**





AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH. 4. MILLIMETERS DIM MIN MAX Α 2.19 2.38 A1 0.46 0.60 A2 0.87 1.10 b 0.69 0.89 b1 0.77 1.10 D 5.97 6.22 D2 4.80 6.73 Е 6.35 E2 4.57 5.45 E3 4.45 5.46 е 2.28 BSC

ASME Y14.5M, 1994

1.. DIMENSIONING AND TOLERANCING PER

CONTROLLING DIMENSION: MILLIMETERS

DIMENSION b APPLIES TO PLATED TERMINAL

NOTES

2

3

L2 0.89 1.27 STYLE 2: PIN 1. GATE 2. DRAIN

L L1

> SOURCE З.

3.40 3.60

2.10

DRAIN 4

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at www.onsemi.com/site/pont/atent-Marking.por. ON Semiconductor reserves the right to make changes winnout further notice to any products nerein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor reservey any license under its patent rights nor the rights of others. ON semiconductor products are not designed intended or submicined for uppen or explicit for uppen or explicit for uppen or explicit disclassing oreasing or explicit. designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative